In this article, single-layer intrinsic and fluorinated graphene were investigated as gate insertion layers in normally-OFF p-gallium nitride (GaN) gate high electron mobility transistors (HEMTs), which wraps around the bottom of the gate forming Ti/graphene/p-GaN at the bottom and Ti/graphene/SiNx on the two sides. Compared to the Au/Ti/p-GaN HEMTs without graphene, the insertion of graphene can increase the I ON /I OFF ratios by a factor of 50, increase the V TH by 0.30 V and reduce the OFF-state gate leakage by 50 times. Additionally, this novel gate structure has better thermal stability. After thermal annealing at 350 • C, gate breakdown voltage (BV) holds at 12.1 V. This is considered to be a result of the 0.24 eV increase in Schottky barrier height and the better quality of the Ti/graphene/p-GaN and Ti/graphene/SiNx interfaces. This approach is very effective in improving the I ON /I OFF ratio and gate BV of normally-OFF GaN HEMTs. Index Terms-Gate breakdown, gate leakage, graphene, p-gallium nitride (GaN) high electron mobility transistor (HEMT).
with a low specific ON-resistance (R ON ), a high breakdown voltage (BV), and a high operation switching frequency. For switch applications, normally-OFF transistors are required to provide adequate safety conditions [4] , [5] . Among many options of normally-OFF high electron mobility transistors (HEMTs) [6] [7] [8] , p-GaN gate HEMTs (which lift up the conduction band) has been considered as one of the most promising approaches [9] , [10] .
Reducing the gate leakage current and increasing gate BV remain as big challenges for p-GaN gate HEMTs [11] [12] [13] . The forward gate leakage current limits the gate voltage swing and causes drive losses, while the reverse one can lead to the OFF-state power consumption [12] . The low gate BV (usually <11 V) has imposed significant burden upon gate drive design [14] . Previous studies in metal-insulatorsemiconductor (MIS)-HEMTs revealed that fluorinated graphene (F-graphene) can serve as a barrier layer between Al 2 O 3 and GaN, which contributed to a suppression of gate leakage current by two orders of magnitude [15] . While retaining the carbon skeleton of intrinsic graphene (I-graphene), F-graphene is usually more resistive than I-graphene due to the existence of bandgap, contrary to the zero bandgap of I-graphene [16] . Besides, graphene can act as a strong barrier to atom diffusion and saturate the dangling bonds and defects on the surface [17] , [18] . However, there have not been any reports on the effectiveness of graphene in p-GaN HEMTs, which was addressed in this article.
II. DEVICE STRUCTURE AND FABRICATION
The p-GaN gate HEMTs were fabricated on 100 nm p-GaN/15 nm Al 0.2 Ga 0.8 N/0.7 nm AlN/4.5 μm GaN epistructures grown on Si (111) substrates by metal organic chemical vapor deposition (MOCVD) provided by Enkris Semiconductor, Inc. Fig. 1 shows the schematic cross section of the devices. The p-GaN layer was doped with Mg to a concentration of 4 × 10 19 cm −3 . The fabrication flow started with p-GaN gate definition by a Cl-based plasma etch followed by a Cl 2 /BCl 3 plasma etch to form mesas and isolate the devices. The source/drain (S/D) Ohmic contacts were formed by Ti/Al/Ti/Au (20/110/40/50 nm) deposition and annealing was at 830 • C in N 2 for 45 s. 120 nm SiN x deposited by plasma-enhanced chemical vapor deposition (PECVD) was used as the first passivation layer. Prior to the deposition of 0018-9383 © 2020 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See https://www.ieee.org/publications/rights/index.html for more information. gate metals (40 nm Ti/100 nm Au), single-layer graphene grown by chemical vapor deposition (CVD) on Cu foils was transferred to part of the sample surface via the "polymethyl methacrylate (PMMA)-mediated" wet-transfer approach [19] . The undesired part of graphene was etched away by O 2 plasma after deposition of gate metal. Finally, the devices were annealed at 350 • C in N 2 for 5 min to improve the Au/Ti(graphene)/p-GaN interface. The devices under test feature a gate width (W G ) of 100 μm, a gate length (L G ) of 5 μm, a gate-source distance (L GS ) of 3 μm, and a gatedrain distance (L GD ) of 10 μm.
To investigate the impact of graphene's electronic properties on this structure, two types of graphene, I-graphene and F-graphene, were investigated. F-graphene was realized by exposing the I-graphene to SF 6 plasma before the transfer process. In this experiment, the quality and the cleanness of the transferred graphene are crucial, as the metal/semiconductor barrier height heavily depends on the surface states and defects. Especially, the PMMA residuals could introduce considerable unwanted surface states at the metal/graphene/p-GaN junction, which would eventually result in nonuniform or unstable performances of these devices [20] . As illustrated in Fig. 2 , the Raman spectra and SEM pictures show that the transferred I-graphene (I 2D /I G ≈ 2) and F-graphene (I D /I G ≈ 1.2) have high quality with negligible PMMA contaminations [16] , [21] .
III. RESULTS AND DISCUSSION

A. HEMTs Results
The HEMTs with and without graphene are from the same wafer piece. The gate leakage, transfer, and output characteristics of the HEMTs are shown in Fig. 3 .
Compared to the HEMTs with Ti/p-GaN gate structures, those with Ti/I-graphene/p-GaN and Ti/F-graphene/p-GaN gate structures have about one order of magnitude lower gate leakage with a forward bias and 50 times with a reverse bias.
Additionally, the HEMTs with graphene have higher threshold voltage (V TH ) defined at I DS = 10 μA/mm (0.32 V higher for I-graphene and 0.28 V higher for F-graphene). More importantly, the insertion of graphene increased the I ON /I OFF ratio at least one order of magnitude for both types of graphene. Detailed comparison of the extracted dc parameters between three types of devices is shown in Table I . The statistical data of V TH is shown in Fig. 3(d) . The average V TH values of the devices without graphene, with I-graphene and with F-graphene are 1.58, 1.86, and 1.84 V, respectively. The increase of V TH should be attributed to higher Schottky barrier height ( B ) and p-type doping in graphene introduced in the "PMMA-mediated" wet-transfer process [19] . In summary, the insertion of graphene reduced the gate leakage current and increased V TH without sacrificing any output performances. The small difference between F-graphene and I-graphene demonstrates that the electronic property of graphene was not the dominant reason for device performance improvement. Instead, those should be attributed to the higher B and the better interface, which will be discussed in the following sections."
B. Effects of Graphene During Annealing Treatment
In practice, passivation layers are necessary for metal pads and interconnect protection. This means that the gate metal/p-GaN interfaces will commonly experience some low-temperature thermal annealing. For the gate-metal-first process, the interface will undergo an even higher thermal budget for S/D contact annealing [13] . To investigate the effects of graphene during these thermal steps, the gate leakage of devices had also been measured before the annealing treatment (350 • C in N 2 for 5 min). Fig. 4 presents the gate leakage characteristics and gate BV before and after annealing.
As illustrated in Fig. 4 , in the case of forward V G bias, all the devices have a considerable increase in gate leakage. This should be due to the reduction of B . After the annealing, the gate BV of the devices without graphene was 9.80 V whereas the devices with graphene broke down at 12.05 V. To get further insights into the role of graphene on Ti/p-GaN interfaces, scanning transmission electron microscopy (STEM) images of the HEMTs were obtained. As shown in Fig. 5 , the Ti/p-GaN interface quality has been much improved by the insertion of graphene. Both Fig. 5(d) and (e) are from small dark regions at the Ti/p-GaN or Ti/graphene/p-GaN interfaces, which are likely TiN compounds considering the contract difference with Ti. In Fig. 5(a) , at the Ti/p-GaN interface, there are many small TiN regions indicated by the arrows, and a void exists illustrated by the very low EDS signal intensity shown in Fig. 5(c) . In Fig. 5(b) , at the Ti/graphene/p-GaN interface, there are much less TiN regions and no voids, suggesting a more stable and cleaner interface with the use of graphene.
This means that the graphene interlayer helped to reduce the formation of TiN and interface voids and maintains a more stable Ti/graphene/p-GaN interface during annealing, contributing to a lower leakage current and a higher gate BV.
C. Mechanism Study with Ti/Graphene/p-GaN Schottky Diodes
Besides the material analysis, Au/Ti/graphene/p-GaN Schottky contacts have been fabricated as seen in the inset of Fig. 6(a) . Considering the fact that the I-graphene and F-graphene had similar effects in the previous experiments, only I-graphene was studied here. This test structure consists of two Schottky contacts back-to-back [30] . The I-V measurements were carried out in the bias range of 0-6 V. Before annealing, the systems with and without I-graphene have comparable current density, whereas they are significantly different after 350 • C 5 min annealing.
The temperature dependence of the I -V characteristics has also been studied for these systems to extract B . Taking the Mg doping concentration of 4 × 10 19 cm −3 into consideration, the value of E 00 /kT is in the range between 0.85 and 1.34 in the examined temperature range. This implies that thermionic field emission (TFE) should be the dominant mechanism in our systems. Hence, the expression of the TFE reverse current was used to fit our experimental data [13] , [31] 
where V is the applied voltage, A c is the contact area, A * is the Richardson constant, q is the elementary charge, k is the Boltzmann's constant, h is Planck's constant, T is the absolute temperature, and ε and m * are the dielectric constant for GaN and the effective mass for holes, respectively. B represents the Schottky barrier height of the metal (graphene)/p-GaN interface. In our calculation, we used the values of ε = 8.9ε 0 , A * = 27.9 A/cm 2 K 2 , and m * = 0.81 m 0 . The extracted B from the data [ Fig. 6(b) ] is 2.08 eV for the contacts without graphene and 2.09 eV for those with Igraphene, respectively. After annealing the sample at 350 • C in N 2 for 5 min, B decreased to 1.65 eV (no Gr) and 1.89 eV (with graphene), which results in approximately one order of magnitude smaller current in the sample with graphene. The extracted B are summarized in Table II . These data are consistent with the experimental value reported in the literature for Ti/p-GaN interfaces [13] .
It is worth mentioning that this back-to-back Schottky diode experiment was conducted on p-GaN wafer without any passivation or etching process. The metal/p-GaN interfaces in a HEMT can be more defective due to the ion bombardment during the fabrication process (e.g., passivation deposition and gate dielectric etching).
D. Analysis and Modeling of Gate Leakage Current
In this part, the frequency dependent capacitance-voltage (C-V) profiles of the devices with and without graphene will be discussed. Then, the gate current characteristics in Fig. 4(a) and the corresponding mechanism will be analyzed more thoroughly. The data will be fit to a physical model from [32] . The trap depth and the corresponding prefactors of the HEMTs with/without graphene will be extracted.
As illustrated in Fig. 7(a) , the gate-source C-V curves of the device with graphene are relatively stable when the frequency varies from 2 MHz to 50 kHz while the capacitance of the device without graphene increases significantly with the decrease in the measurement frequency [ Fig. 7(b) ], suggesting the existence of more interface states at the Ti/p-GaN interface. As shown in Fig. 7(c) , the gate structure includes two junctions, i.e., the metal (graphene)/p-GaN junction (Schottky junction) and the p-GaN/AlGaN/GaN junction (p-i-n-junction). The gate leakage mechanisms are different in different gate bias regimes.
In the V G < 0 regime, vertical gate current is blocked due to the reverse bias of the p-i-n-junction. An electron current is likely from the Schottky metal near the gate edges through a leakage path along the p-GaN sidewall and these electrons are emitted into the two-dimensional electron gas (2DEG) layer. As shown in Fig. 4(a) , the I G with/without graphene at reverse bias had negligible change after annealing even though the Schottky barrier changed. This further confirms that the dominant factor for I G at the negative bias is associated with the surface defects caused during the fabrication process. A similar conclusion has also been reported for previous p-GaN gate HEMTs [32] , [12] . According to [32] , [12] , the dominant gate leakage mechanism associated with p-GaN surface defects is found to be Poole-Frenkle emission (PFE) for the case of V G < 0, which can be described by
where C = qnμ n , β = √ q/π is the Schottky factor, k is Boltzmann's constant, q t is the trap depth, and E = V GS /L GS is the electric field, with L GS the shortest distance between the gate and source metal.
The temperature dependent I G -V G of the HEMTs after annealing has been measured from 300 to 450 K. The PFE model has been used to fit the data in the negative bias, with the trap depth q t and prefactor C as the fitting parameters (Fig. 8) . The fitting results are illustrated in Fig. 8 , where the fitting curves are plotted as solid lines In the V G > 0 regime, the p-i-n-junction will be positive bias while the Schottky junction will be reverse bias. In the case of no-annealing, it is found that the I G is comparable in the regime of positive and negative gate bias in Fig 4(a) . We deduce that the vertical gate current is also small since the Schottky barrier is large enough. The graphene contributes to a lower gate leakage by reducing the interface defects similar to the V G < 0 regime. In the case of after-annealing, the gate leakage current in positive bias is much larger than in negative bias. The dominant current shall be from the vertical gate current due to a lower B in the Schottky junction. The voltage dropped at the p-i-n-junction is large enough to turn on the diode and the dominant conduction mechanism is found to be TFE. Thus, graphene helps to reduce the gate leakage current by maintaining a more stable interface and a higher B after annealing as analyzed in Section II-C. Based on these evidences, it can be deduced that graphene can help to reduce the interface defects, prevent the Ti/p-GaN reaction, and maintain a more stable Au/Ti/p-GaN interface during annealing. In V G > 0 regime, the larger B contributes to a lower gate leakage current and the higher V TH . Graphene can also prevent the decrease of gate BV during annealing. In the V G < 0 regime, as the defects at the p-GaN surfaces during the fabrication process are the dominant factor for gate leakage, graphene reduces the gate leakage by saturating the defects at the p-GaN surface. According to fitting the experimental data, it is found that graphene changes the trap depth q t from 0.165 to 0.199 eV and reduces the prefactor C by 12.3 times.
IV. CONCLUSION
In this article, intrinsic and fluorinated graphene were investigated as gate insertion layers for normally-OFF p-GaN HEMTs, which formed Au/Ti/graphene/p-GaN interfaces in the middle and Au/Ti/graphene/ SiN x on the two sides. Fifty times larger I ON /I OFF ratios, 0.30 V higher V TH increase, 50 times OFF-state gate leakage reduction have been achieved by the insertion of graphene. 12.1 V gate BV has been achieved with I-graphene for Schottky gate p-GaN HEMTs. This is considered to be the result of a 0.24 eV higher B , the suppression of Ti/p-GaN reaction, and the better graphene/p-GaN interfaces. In the negative gate bias, I G has been fit to PFE model, which revealed that graphene layers contribute to a 0.034 eV larger trap depth and a 12.3-time smaller prefactor. As single-layer graphene can be prepared in wafer-size areas [33] . This approach is mass-production compatible and very effective in improving the I ON /I OFF ratios and increasing V TH and gate BV of p-GaN gate HEMTs.
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